, arithmetic circuits [6] and so on, taking advantages of its unique attributes. However, among these circuits arithmetic circuits could be more interesting, due to their vast range of applications. Many VLSI systems such as microprocessors, DSP architectures and nano-micro systems [7, 8, 9] have arithmetic unit, which is also included in their critical path. One of the most important and basic arithmetic units is Full Adder, which could be the basic structure of many complex arithmetic systems and as a results its performance directly affects the performance of the whole system. Therefore, it is necessary to design novel Full Adder structures with higher performance and lower power consumption, based on the emerging nano technologies. In this paper a new energy-efficient 1-bit Full Adder cell is proposed, which takes advantage of CNFET devices and high density Carbon Nanotube Capacitors (CNCAP) [10] . The proposed circuit is also compared with the classical and state-of-the-art CMOS and CNFET-based Full Adders, with different styles, which are briefly introduced in this section.
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Carbon Nanotube Field Effect Transistors (CNFETs)
Carbon Nanotube (CNT), which was discovered in 1991 by S. Iijima is a nano-scale tube created by rolling sheets of graphite [16] . Recently, it has become one of the new research trends in physics, chemistry, mechanics, biology and electronics due to its outstanding properties. A CNT could be single-wall (SWCNT) or multi-wall (MWCNT), due to the number of cylinders used in its structure. A SWCNT could be metallic or semiconducting due to its chiral number (n1, n2). Chiral number defines the form of the placement of the carbon atoms along a CNT. If 12 n -n 3k (k Z)  , the SWCNT is semiconducting otherwise it is metallic [17] . Electronic device designers exploit semiconducting SWCNT as the channel of the Carbon Nanotube Field Effect Transistor (CNFET), which was first fabricated by Tans, Verschueren, and Dekker in 1998 [18] .
CNFETs, like MOSFETs, have P-type and N-type devices.
However, the great advantage of CNFET devices is that the P-type and N-type CNFETs with the same device size have the same mobility, which simplifies the process of transistor sizing, specifically in complex circuits with a large number of transistors [19] . Furthermore, CNFET based circuits are faster and have lower average power consumptions, in comparison with current MOSFET-based designs [19] . 
Proposed Full Adder Cell
The proposed Full Adder design is implemented by means of majority function, based on carbon nanotube technology.
This design is based on the idea that the C out function is the same as 3-input majority function shown in (3) [4] . 
The construction of the proposed design has two stages. out C is implemented by means of majority-not function in the first stage and in the second stage a five-input majority-not function is used for implementing Sum . Figure 4 illustrates the proposed design. Figure 4 (a) exhibits the basic scheme of the design and the circuit is shown in Fig. 4(b) . The majority structure is implemented by three input capacitors. capacitors and transistor M2 must be 3×C2.
If more than two inputs becomes high then the M 1 transistor will become ON and in this case the out C will fall to "0". Therefore, Cout will be "1". Otherwise, M 1 and M 3 will be OFF and ON respectively and Cout will fall to "0". all of the inputs are "0", the out C will be "1". In this case, the 5-input majority-not gate has three low inputs and two high inputs. Therefore, the Sum signal is "1" and Sum is "0". In the case of Sin="1" (for instance "100" input pattern), the majority-not gate has two inputs in the "0" state and three inputs in the "1" state. Hence the Sum signal will be high.
When Sin="2" (for instance "110" input pattern) and the input pattern is "111", the Sum signal becomes "0" and "1", respectively.
To implement the capacitors of the proposed circuit, high density CNCAPs [10] are used. Using a 3×C 2 capacitor instead of three C 2 capacitors improves the performance of the circuit. 
Simulation Results Analysis and Comparison
The Synopsys HSPICE circuit simulator has been used to The proposed design has the best PDP and delay in comparison with other cells in Table 2 at all supply voltages. Figure 5 shows PDP diagrams in the considered conditions. It can be inferred from the charts that at 250 MHz and 500 MHz frequencies the PDP of the proposed design is less than that of the previous designs. This is due to the shorter critical path of the proposed circuit, which leads to shorter propagation delay and lower number of utilized devices and circuit internal nodes resulting in less capacitance and lower average power consumption. outputs.
An important attribute of the circuits which should be taken into account is their immunity to the ambient temperature variations [24] . 
Conclusion
This paper has proposed a novel high-speed and low-voltage CNFET-based Full Adder circuit based on Minority function for nanotechnology. This design has rail-to-rail output signals and works properly at low voltages. In order to evaluate its performance some conventional and state-of-the-art 32nm 
